Analysis and Design of a DRAM Cell for Low Leakage. Process Level Techniques for Leakage Reduction

книги
Analysis and Design of a DRAM Cell for Low Leakage. Process Level Techniques for Leakage Reduction
Год
 
Страниц
 
56
ISBN
 
9783838339436
Издатель
 
Книга по требованию

Описание:

Похожие книги

Ultra-Low Voltage Nano-Scale MemoriesUltra-Low Voltage Nano-Scale Memories
Год: 2007
Low Power CMOS VLSI: Circuit DesignLow Power CMOS VLSI: Circuit Design
Автор: Kaushik Roy, Sharat Prasad
Год: 1982
Leakage in Nanometer CMOS Technologies (Series on Integrated Circuits and Systems)Leakage in Nanometer CMOS Technologies (Series on Integrated Circuits and Systems)
Автор: Douglas Bell
Год: 2005
Leakage in Nanometer CMOS TechnologiesLeakage in Nanometer CMOS Technologies
Автор: Anantha Chandrakasan
Год: 2005
Leakage in nanometer CMOS technologiesLeakage in nanometer CMOS technologies
Автор: Siva G Narendra,Anantha P Chandrakasan
Год: 2005