Introduction to Logic Synthesis Using Verilog HDL
 |
|
Описание:
Introduction to Logic Synthesis Using Verilog HDL explains how to write accurate Verilog descriptions of digital systems that can be synthesized into digital system netlists with desirable characteristics. The book contains numerous Verilog examples that begin with simple combinational networks and progress to synchronous sequential logic systems. Common pitfalls in the development of synthesizable Verilog HDL are also discussed along with methods for avoiding them. The target audience is anyone with a basic understanding of digital logic principles who wishes to learn how to model digital systems in the Verilog HDL in a manner that also allows for automatic synthesis. A wide range of readers, from hobbyists and undergraduate students to seasoned professionals, will find this a compelling and approachable work. The book provides concise coverage of the material and includes many examples, enabling readers to quickly generate high-quality synthesizable Verilog models.Похожие книги
 | Verilog HDL: A Guide to Digital Design and Synthesis Автор: Palnitakar S. Год: 2003 |
| Verilog HDL Автор: Samir Palnitkar Год: 1996 |
| FPGA Prototyping by Verilog Examples Автор: Chu P. P. Год: 2008 |
 | Swiss Family Robinson Автор: Johann Wyss Год: 1998 |
 | Designing Digital Computer Systems with Verilog Автор: David Lilja, Sachin Sapatnekar Год: 2005 |
| Clsc Exam Certification Guide Автор: Downes K., Boyles T. Год: 1999 |