Logic Synthesis and Verification Algorithms

Logic Synthesis and Verification Algorithms
Автор
 
Год
 
Страниц
 
564
ISBN
 
0387310045
Издатель
 
Springer
Категория
 
Разное
Искать в интернет библиотекахКупить

Описание:

Logic Synthesis and Verification Algorithms blends mathematical foundations and algorithmic developments with circuit design issues. Each new technique is presented in the context of its application to design. Through the study of optimal two-level and multilevel combinational circuit design, the reader is introduced to basic concepts, such as Boolean algebras, local search, and algebraic factorization. Similarly, through the study of optimal sequential circuit design, the reader is introduced to graph algorithms, finite state systems, and language theory. Throughout the book, recurrent themes such as branch and bound, dynamic programming, and symbolic implicit enumeration are used to establish optimal design principles. Circuit designers and CAD tool developers alike will find Logic Synthesis and Verification Algorithms useful as an introductory and reference text. The rich collection of examples and solved problems make this book ideal for self study. Because of...

Похожие книги

Differential Geometry and the Calculus of VariationsDifferential Geometry and the Calculus of Variations
Автор: Robert Hermann
Год: 1977
HormoneSynergy -- Optimal Aging and Hormone BalanceHormoneSynergy -- Optimal Aging and Hormone Balance
Автор: Kathryn Retzler
Год: 2010