SATH: Simulated Annealing C code To FPGA Hardware compiler
 |
|
Описание:
A tool flow is presented for deriving accelerator circuits on an FPGA from ANSI C source code by exploring architecture solutions that conform to a preset template through scheduling and mapping algorithms. A case study carried out on simulated annealing-based scheduling software used for spacecraft systems is explained. The goal of the tool is the derivation of a design that maximizes throughput while minimizing footprint. Results obtained are compared with a peer C to RTL tool, a space-borne embedded processor and a commodity desktop processor for a variety of problems.Похожие книги
 | Computers as Components: Principles of Embedded Computer Systems Design (With CD-ROM) Автор: Wayne Wolf Год: 1994 |
 | Designing Digital Computer Systems with Verilog Автор: David Lilja, Sachin Sapatnekar Год: 2005 |
 | Functional Architecture Автор: Hong Shen Год: 2010 |
 | Modern operating systems Автор: Tanenbaum A.S. Год: 1992 |
 | Apple II Processor Cards Год: 2011 |
 | Barrel Processor Год: 2011 |